generated from ddclark/Ennnn_NAME_PCBA
Initial Commit
This commit is contained in:
parent
c4c7231ee7
commit
121226a51a
File diff suppressed because it is too large
Load Diff
@ -69,16 +69,19 @@
|
|||||||
"copper_edge_clearance": "error",
|
"copper_edge_clearance": "error",
|
||||||
"copper_sliver": "warning",
|
"copper_sliver": "warning",
|
||||||
"courtyards_overlap": "error",
|
"courtyards_overlap": "error",
|
||||||
|
"creepage": "error",
|
||||||
"diff_pair_gap_out_of_range": "error",
|
"diff_pair_gap_out_of_range": "error",
|
||||||
"diff_pair_uncoupled_length_too_long": "error",
|
"diff_pair_uncoupled_length_too_long": "error",
|
||||||
"drill_out_of_range": "error",
|
"drill_out_of_range": "error",
|
||||||
"duplicate_footprints": "warning",
|
"duplicate_footprints": "warning",
|
||||||
"extra_footprint": "warning",
|
"extra_footprint": "warning",
|
||||||
"footprint": "error",
|
"footprint": "error",
|
||||||
|
"footprint_filters_mismatch": "ignore",
|
||||||
"footprint_symbol_mismatch": "warning",
|
"footprint_symbol_mismatch": "warning",
|
||||||
"footprint_type_mismatch": "ignore",
|
"footprint_type_mismatch": "ignore",
|
||||||
"hole_clearance": "error",
|
"hole_clearance": "error",
|
||||||
"hole_near_hole": "error",
|
"hole_near_hole": "error",
|
||||||
|
"hole_to_hole": "error",
|
||||||
"holes_co_located": "warning",
|
"holes_co_located": "warning",
|
||||||
"invalid_outline": "error",
|
"invalid_outline": "error",
|
||||||
"isolated_copper": "warning",
|
"isolated_copper": "warning",
|
||||||
@ -89,9 +92,11 @@
|
|||||||
"lib_footprint_mismatch": "warning",
|
"lib_footprint_mismatch": "warning",
|
||||||
"malformed_courtyard": "error",
|
"malformed_courtyard": "error",
|
||||||
"microvia_drill_out_of_range": "error",
|
"microvia_drill_out_of_range": "error",
|
||||||
|
"mirrored_text_on_front_layer": "warning",
|
||||||
"missing_courtyard": "ignore",
|
"missing_courtyard": "ignore",
|
||||||
"missing_footprint": "warning",
|
"missing_footprint": "warning",
|
||||||
"net_conflict": "warning",
|
"net_conflict": "warning",
|
||||||
|
"nonmirrored_text_on_back_layer": "warning",
|
||||||
"npth_inside_courtyard": "ignore",
|
"npth_inside_courtyard": "ignore",
|
||||||
"padstack": "warning",
|
"padstack": "warning",
|
||||||
"pth_inside_courtyard": "ignore",
|
"pth_inside_courtyard": "ignore",
|
||||||
@ -106,7 +111,9 @@
|
|||||||
"text_thickness": "warning",
|
"text_thickness": "warning",
|
||||||
"through_hole_pad_without_hole": "error",
|
"through_hole_pad_without_hole": "error",
|
||||||
"too_many_vias": "error",
|
"too_many_vias": "error",
|
||||||
|
"track_angle": "error",
|
||||||
"track_dangling": "warning",
|
"track_dangling": "warning",
|
||||||
|
"track_segment_length": "error",
|
||||||
"track_width": "error",
|
"track_width": "error",
|
||||||
"tracks_crossing": "error",
|
"tracks_crossing": "error",
|
||||||
"unconnected_items": "error",
|
"unconnected_items": "error",
|
||||||
@ -119,6 +126,7 @@
|
|||||||
"min_clearance": 0.0,
|
"min_clearance": 0.0,
|
||||||
"min_connection": 0.0,
|
"min_connection": 0.0,
|
||||||
"min_copper_edge_clearance": 0.5,
|
"min_copper_edge_clearance": 0.5,
|
||||||
|
"min_groove_width": 0.0,
|
||||||
"min_hole_clearance": 0.25,
|
"min_hole_clearance": 0.25,
|
||||||
"min_hole_to_hole": 0.25,
|
"min_hole_to_hole": 0.25,
|
||||||
"min_microvia_diameter": 0.2,
|
"min_microvia_diameter": 0.2,
|
||||||
@ -136,10 +144,11 @@
|
|||||||
},
|
},
|
||||||
"teardrop_options": [
|
"teardrop_options": [
|
||||||
{
|
{
|
||||||
"td_onpadsmd": true,
|
"td_onpthpad": true,
|
||||||
"td_onroundshapesonly": false,
|
"td_onroundshapesonly": false,
|
||||||
|
"td_onsmdpad": true,
|
||||||
"td_ontrackend": false,
|
"td_ontrackend": false,
|
||||||
"td_onviapad": true
|
"td_onvia": true
|
||||||
}
|
}
|
||||||
],
|
],
|
||||||
"teardrop_parameters": [
|
"teardrop_parameters": [
|
||||||
@ -221,55 +230,90 @@
|
|||||||
"mfg": "",
|
"mfg": "",
|
||||||
"mpn": ""
|
"mpn": ""
|
||||||
},
|
},
|
||||||
|
"layer_pairs": [],
|
||||||
"layer_presets": [
|
"layer_presets": [
|
||||||
{
|
{
|
||||||
"activeLayer": -2,
|
"activeLayer": -2,
|
||||||
"layers": [
|
"layers": [
|
||||||
3,
|
25,
|
||||||
4,
|
33,
|
||||||
5,
|
35
|
||||||
6,
|
],
|
||||||
7,
|
"name": "Assembly Drawings",
|
||||||
|
"renderLayers": [
|
||||||
|
133,
|
||||||
|
134,
|
||||||
|
135,
|
||||||
|
136,
|
||||||
|
137,
|
||||||
|
138,
|
||||||
|
140,
|
||||||
|
141,
|
||||||
|
142,
|
||||||
|
143,
|
||||||
|
144,
|
||||||
|
145,
|
||||||
|
146,
|
||||||
|
147,
|
||||||
|
148,
|
||||||
|
149,
|
||||||
|
150,
|
||||||
|
151,
|
||||||
|
152,
|
||||||
|
153,
|
||||||
|
154,
|
||||||
|
155,
|
||||||
|
157,
|
||||||
|
158,
|
||||||
|
159,
|
||||||
|
160,
|
||||||
|
161,
|
||||||
|
164,
|
||||||
|
165
|
||||||
|
]
|
||||||
|
},
|
||||||
|
{
|
||||||
|
"activeLayer": -2,
|
||||||
|
"layers": [
|
||||||
8,
|
8,
|
||||||
9,
|
|
||||||
10,
|
10,
|
||||||
11,
|
|
||||||
12,
|
12,
|
||||||
13,
|
|
||||||
14,
|
14,
|
||||||
15,
|
|
||||||
16,
|
16,
|
||||||
17,
|
17,
|
||||||
18,
|
18,
|
||||||
19,
|
|
||||||
20,
|
20,
|
||||||
21,
|
|
||||||
22,
|
22,
|
||||||
23,
|
|
||||||
24,
|
24,
|
||||||
25,
|
25,
|
||||||
26,
|
26,
|
||||||
27,
|
|
||||||
28,
|
28,
|
||||||
29,
|
|
||||||
30,
|
30,
|
||||||
|
32,
|
||||||
|
34,
|
||||||
|
35,
|
||||||
|
36,
|
||||||
|
37,
|
||||||
|
38,
|
||||||
40,
|
40,
|
||||||
|
42,
|
||||||
44,
|
44,
|
||||||
|
46,
|
||||||
|
48,
|
||||||
49,
|
49,
|
||||||
|
50,
|
||||||
|
51,
|
||||||
|
52,
|
||||||
|
53,
|
||||||
|
54,
|
||||||
55,
|
55,
|
||||||
56,
|
56,
|
||||||
57,
|
|
||||||
58,
|
58,
|
||||||
59
|
60,
|
||||||
|
62
|
||||||
],
|
],
|
||||||
"name": "Front Assembly",
|
"name": "Front Assembly",
|
||||||
"renderLayers": [
|
"renderLayers": [
|
||||||
125,
|
|
||||||
126,
|
|
||||||
127,
|
|
||||||
128,
|
|
||||||
129,
|
|
||||||
130,
|
|
||||||
133,
|
133,
|
||||||
134,
|
134,
|
||||||
135,
|
135,
|
||||||
@ -495,10 +539,15 @@
|
|||||||
"duplicate_sheet_names": "error",
|
"duplicate_sheet_names": "error",
|
||||||
"endpoint_off_grid": "warning",
|
"endpoint_off_grid": "warning",
|
||||||
"extra_units": "error",
|
"extra_units": "error",
|
||||||
|
"footprint_filter": "ignore",
|
||||||
|
"footprint_link_issues": "warning",
|
||||||
|
"four_way_junction": "ignore",
|
||||||
"global_label_dangling": "warning",
|
"global_label_dangling": "warning",
|
||||||
"hier_label_mismatch": "error",
|
"hier_label_mismatch": "error",
|
||||||
"label_dangling": "error",
|
"label_dangling": "error",
|
||||||
|
"label_multiple_wires": "warning",
|
||||||
"lib_symbol_issues": "warning",
|
"lib_symbol_issues": "warning",
|
||||||
|
"lib_symbol_mismatch": "warning",
|
||||||
"missing_bidi_pin": "warning",
|
"missing_bidi_pin": "warning",
|
||||||
"missing_input_pin": "warning",
|
"missing_input_pin": "warning",
|
||||||
"missing_power_pin": "error",
|
"missing_power_pin": "error",
|
||||||
@ -511,23 +560,30 @@
|
|||||||
"pin_not_driven": "error",
|
"pin_not_driven": "error",
|
||||||
"pin_to_pin": "warning",
|
"pin_to_pin": "warning",
|
||||||
"power_pin_not_driven": "error",
|
"power_pin_not_driven": "error",
|
||||||
|
"same_local_global_label": "warning",
|
||||||
|
"similar_label_and_power": "warning",
|
||||||
"similar_labels": "warning",
|
"similar_labels": "warning",
|
||||||
|
"similar_power": "warning",
|
||||||
"simulation_model_issue": "ignore",
|
"simulation_model_issue": "ignore",
|
||||||
|
"single_global_label": "ignore",
|
||||||
"unannotated": "error",
|
"unannotated": "error",
|
||||||
|
"unconnected_wire_endpoint": "warning",
|
||||||
"unit_value_mismatch": "error",
|
"unit_value_mismatch": "error",
|
||||||
"unresolved_variable": "error",
|
"unresolved_variable": "error",
|
||||||
"wire_dangling": "error"
|
"wire_dangling": "error"
|
||||||
}
|
}
|
||||||
},
|
},
|
||||||
"libraries": {
|
"libraries": {
|
||||||
"pinned_footprint_libs": [],
|
"pinned_footprint_libs": [
|
||||||
|
"DDCEE"
|
||||||
|
],
|
||||||
"pinned_symbol_libs": [
|
"pinned_symbol_libs": [
|
||||||
"DDCEE"
|
"DDCEE"
|
||||||
]
|
]
|
||||||
},
|
},
|
||||||
"meta": {
|
"meta": {
|
||||||
"filename": "Ennnn_NAME_PCBA.kicad_pro",
|
"filename": "Ennnn_NAME_PCBA.kicad_pro",
|
||||||
"version": 1
|
"version": 2
|
||||||
},
|
},
|
||||||
"net_settings": {
|
"net_settings": {
|
||||||
"classes": [
|
"classes": [
|
||||||
@ -542,6 +598,7 @@
|
|||||||
"microvia_drill": 0.1,
|
"microvia_drill": 0.1,
|
||||||
"name": "Default",
|
"name": "Default",
|
||||||
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
||||||
|
"priority": 2147483647,
|
||||||
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
||||||
"track_width": 0.2,
|
"track_width": 0.2,
|
||||||
"via_diameter": 0.6,
|
"via_diameter": 0.6,
|
||||||
@ -550,7 +607,7 @@
|
|||||||
}
|
}
|
||||||
],
|
],
|
||||||
"meta": {
|
"meta": {
|
||||||
"version": 3
|
"version": 4
|
||||||
},
|
},
|
||||||
"net_colors": null,
|
"net_colors": null,
|
||||||
"netclass_assignments": null,
|
"netclass_assignments": null,
|
||||||
@ -776,6 +833,7 @@
|
|||||||
],
|
],
|
||||||
"filter_string": "",
|
"filter_string": "",
|
||||||
"group_symbols": true,
|
"group_symbols": true,
|
||||||
|
"include_excluded_from_bom": false,
|
||||||
"name": "",
|
"name": "",
|
||||||
"sort_asc": true,
|
"sort_asc": true,
|
||||||
"sort_field": "${ITEM_NUMBER}"
|
"sort_field": "${ITEM_NUMBER}"
|
||||||
@ -891,6 +949,7 @@
|
|||||||
"net_format_name": "",
|
"net_format_name": "",
|
||||||
"page_layout_descr_file": "${KICAD_USER_TEMPLATE_DIR}/ddcee_sch_osh.kicad_wks",
|
"page_layout_descr_file": "${KICAD_USER_TEMPLATE_DIR}/ddcee_sch_osh.kicad_wks",
|
||||||
"plot_directory": "",
|
"plot_directory": "",
|
||||||
|
"space_save_all_events": true,
|
||||||
"spice_current_sheet_as_root": false,
|
"spice_current_sheet_as_root": false,
|
||||||
"spice_external_command": "spice \"%I\"",
|
"spice_external_command": "spice \"%I\"",
|
||||||
"spice_model_current_sheet_as_root": true,
|
"spice_model_current_sheet_as_root": true,
|
||||||
|
|||||||
2
1_Design/Ennnn_NAME_PCBA.round-tracks-config
Normal file
2
1_Design/Ennnn_NAME_PCBA.round-tracks-config
Normal file
@ -0,0 +1,2 @@
|
|||||||
|
Default True 2.0 3
|
||||||
|
False True False
|
||||||
File diff suppressed because it is too large
Load Diff
BIN
4_mCAD/board_outline/pi_hat_board_outline.20241231-190702.FCBak
Normal file
BIN
4_mCAD/board_outline/pi_hat_board_outline.20241231-190702.FCBak
Normal file
Binary file not shown.
BIN
4_mCAD/board_outline/pi_hat_board_outline.FCStd
Normal file
BIN
4_mCAD/board_outline/pi_hat_board_outline.FCStd
Normal file
Binary file not shown.
1310
4_mCAD/board_outline/pi_hat_board_outline_cutouts_tht.dxf
Normal file
1310
4_mCAD/board_outline/pi_hat_board_outline_cutouts_tht.dxf
Normal file
File diff suppressed because it is too large
Load Diff
Loading…
x
Reference in New Issue
Block a user