ddclark/E1001_Carrier_PCBA
1
0
Fork 0
generated from ddclark/Ennnn_NAME_PCBA
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Added reverse polarity protection to input circuit. Added regulator blocks

Browse Source
This commit is contained in:
David Clark 2025-07-26 20:30:54 -07:00
parent 12cfd8373b
commit 81bfa7a222
10 changed files with 70000 additions and 987 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10201
1_Design/E1001_KG-VRS_Carrier_PCBA.kicad_pcb
View File

File diff suppressed because it is too large Load Diff

97
1_Design/E1001_KG-VRS_Carrier_PCBA.kicad_pro
View File

@ -494,71 +494,59 @@
"wire_width": 6
},
{
"bus_width": 24,
"bus_width": 20,
"line_style": 0,
"name": "+12V",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 0,
"schematic_color": "rgb(255, 255, 0)",
"wire_width": 10
},
{
"bus_width": 20,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "+3V3",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 0,
"schematic_color": "rgb(204, 102, 0)",
"priority": 2,
"schematic_color": "rgb(255, 165, 0)",
"track_width": 0.2,
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 12
"wire_width": 10
},
{
"bus_width": 24,
"bus_width": 20,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "+5V",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 1,
"priority": 3,
"schematic_color": "rgb(255, 0, 0)",
"track_width": 0.2,
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 12
"wire_width": 10
},
{
"bus_width": 24,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 1,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "3V3_SOM",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 2,
"schematic_color": "rgb(255, 153, 0)",
"track_width": 0.2,
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 12
},
{
"bus_width": 24,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "GND",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 3,
"priority": 4,
"schematic_color": "rgb(0, 0, 0)",
"track_width": 0.2,
"via_diameter": 0.6,
@ -566,40 +554,47 @@
"wire_width": 12
},
{
"bus_width": 24,
"bus_width": 16,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "USB",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 4,
"priority": 5,
"schematic_color": "rgb(0, 0, 255)",
"track_width": 0.2,
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 12
"wire_width": 8
},
{
"bus_width": 34,
"bus_width": 16,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "VBUS_HUB",
"name": "VBUS",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 5,
"schematic_color": "rgb(192, 70, 130)",
"priority": 6,
"schematic_color": "rgb(255, 0, 255)",
"track_width": 0.2,
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 12
"wire_width": 8
},
{
"bus_width": 24,
"line_style": 0,
"name": "VIN",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 1,
"schematic_color": "rgb(127, 127, 127)",
"wire_width": 16
}
],
"meta": {
@ -614,22 +609,18 @@
"netclass_patterns": [
{
"netclass": "+5V",
"pattern": "+5V"
"pattern": "*5V*"
},
{
"netclass": "GND",
"pattern": "GND"
},
{
"netclass": "3V3_SOM",
"pattern": "+3V3_SOM"
},
{
"netclass": "+3V3",
"pattern": "+3V3"
"pattern": "*3V3*"
},
{
"netclass": "VBUS_HUB",
"netclass": "VBUS",
"pattern": "*VBUS*"
},
{
@ -639,6 +630,10 @@
{
"netclass": "USB",
"pattern": "*D-"
},
{
"netclass": "VIN",
"pattern": "*VIN*"
}
]
},
@ -1031,7 +1026,15 @@
],
[
"f3290b0f-9c87-457c-aef7-93fe8a7a9ecb",
"POWER_CONDITIONING"
"POWER"
],
[
"e1af7a2b-c58e-4c52-9c3d-f46f806efa65",
"REGULATORS"
],
[
"92f9de71-0998-4690-8774-5bc8da605803",
"REGULATOR_INFO"
]
],
"text_variables": {

2
1_Design/SCH/03_Schemtic_Top.kicad_sch
View File

@ -3802,7 +3802,7 @@
(color 0 0 0 0.0000)
)
(uuid "f3290b0f-9c87-457c-aef7-93fe8a7a9ecb")
(property "Sheetname" "POWER_CONDITIONING"
(property "Sheetname" "POWER"
(at 88.9 22.1484 0)
(effects
(font

4
1_Design/SCH/Module_Interface.kicad_sch
View File

@ -2645,7 +2645,7 @@
(uuid "f9cecb34-23e0-4172-895c-60d647fe6915")
)
(image
(at 209.55 87.63)
(at 209.55 69.85)
(scale 0.0297229)
(uuid "0438834f-35ff-4784-bdb8-87d8d8a44ac3")
(data "iVBORw0KGgoAAAANSUhEUgAABOMAAASOCAYAAACHcuhZAAAACXBIWXMAAA7EAAAOxAGVKw4bAAAA"
@ -43062,7 +43062,7 @@
)
)
(image
(at 195.58 87.63)
(at 182.88 69.85)
(scale 0.0282123)
(uuid "cd9b1ce5-0d1f-4c2d-8825-ee9bb0530a5f")
(data "iVBORw0KGgoAAAANSUhEUgAABHsAAASOCAYAAABVDiBEAAAACXBIWXMAAA7EAAAOxAGVKw4bAAAA"

2324
1_Design/SCH/mcu.kicad_sch
View File

File diff suppressed because it is too large Load Diff

4
1_Design/SCH/mmdvm.kicad_sch
View File

@ -4703,7 +4703,7 @@
(dnp no)
(fields_autoplaced yes)
(uuid "7152121c-8044-49fd-80fa-ae73ccad7519")
(property "Reference" "R?"
(property "Reference" "R13"
(at 208.28 90.17 90)
(effects
(font
@ -4908,7 +4908,7 @@
(instances
(project ""
(path "/0a39b631-5a77-4664-a8f2-0dd8d62fbc5e/cec39ed2-99af-4908-8ea2-fcb82f236403/dbfc5b4f-a216-4d98-9f87-db3b7d81ee10"
(reference "R?")
(reference "R13")
(unit 1)
)
)

4481
1_Design/SCH/power_conditioning.kicad_sch
View File

File diff suppressed because it is too large Load Diff

18194
1_Design/SCH/regulator_info.kicad_sch Normal file
View File

File diff suppressed because it is too large Load Diff

35246
1_Design/SCH/regulators.kicad_sch Normal file
View File

File diff suppressed because it is too large Load Diff

434
1_Design/SCH/usb.kicad_sch
View File

File diff suppressed because it is too large Load Diff